




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 :  H01L 21/3105, 21/316		A1	(11) International Publication Number: <b>WO 00/38225</b>  (43) International Publication Date: 29 June 2000 (29.06.00)		
(21) International Application Number: PCT/US99/29143		(81) Designated States: JP, KR.			
(22) International Filing Date: 7 December 1999 (07.12.99)		Published <i>With international search report.</i>			
(30) Priority Data: 09/218,703 22 December 1998 (22.12.98) US					
(71) Applicant: APPLIED MATERIALS, INC. [US/US]; P.O. Box 450 A, Santa Clara, CA 95052 (US).					
(72) Inventors: NARASIMHAN, Murali; 1771 Valhalla Court, San Jose, CA 95132 (US). PAVATE, Vikram; 1800 Stokes Street #164, San Jose, CA 95126 (US). NGAN, Kenny, King-Tai; 43793 Cameron Hills Drive, Fremont, CA 94539 (US). LI, Xiangbing; 648 Villa Centre Way, San Jose, CA 95128 (US).					
(74) Agents: BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).					

(54) Title: IMPROVEMENT IN ADHESION OF DIFFUSION BARRIER AND FLUORINATED SILICON DIOXIDE USING HYDROGEN BASED PRECLEAN TECHNOLOGY



## (57) Abstract

The present invention generally provides a method for stabilizing a halogen-doped silicon oxide film, particularly a fluorinated silicon oxide film. The invention also provides a method for preventing loosely bonded halogen atoms from reacting with components of the barrier layer during subsequent processing of the substrate. The invention provides a hydrogen plasma treatment of the halogen-doped silicon oxide film without subjecting the substrate to a heated environment that may damage the substrate and the structures formed on the substrate. The invention also improves the adhesion strength between the halogen-doped silicon oxide film and the barrier layer. Furthermore, the hydrogen plasma treatment can be practiced in a variety of plasma processing chambers of an integrated process sequence, including pre-clean chambers, physical vapor deposition chambers, chemical vapor deposition chambers, etch chambers and other plasma processing chambers.

***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LJ	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

## IMPROVEMENT IN ADHESION OF DIFFUSION BARRIER AND FLUORINATED SILICON DIOXIDE USING HYDROGEN BASED PRECLEAN TECHNOLOGY

### BACKGROUND OF THE INVENTION

#### Field of the Invention

The present invention generally relates to deposition of films onto a substrate. More particularly, the present invention relates to deposition of diffusion barriers and fluorinated silicon glass.

#### Background of the Related Art

As feature sizes have become smaller and multilevel metallization commonplace in integrated circuits, low dielectric constant films have become increasingly important. Low dielectric constant films are particularly desirable for intermetal dielectric (IMD) layers to reduce the RC time delay of the interconnect metallization being covered to prevent crosstalk between the different levels of metallization, and to reduce device power consumption.

Many approaches to lower dielectric constants have been proposed. One of the more promising solutions is the incorporation of a halogen element, such as fluorine, chlorine or bromine into a silicon oxide layer. Fluorine, the preferred halogen dopant for silicon oxide, lowers the dielectric constant of the silicon oxide film because fluorine is an electronegative atom that decreases the solubility of the overall silicon oxide film. Fluorine-doped silicon oxide films are referred to as fluorosilicate glass films or FSG for short.

In addition to decreasing the dielectric constant, incorporating fluorine in silicon oxide layers also helps to solve common problems encountered in fabricating smaller geometry devices, such as filling closely spaced gaps between metal or polysilicon lines deposited over semiconductor structures. It is believed that because fluorine is an etching species, the introduction of fluorine during deposition of a silicon oxide film introduces an etching effect on the growing film. The simultaneous deposition/etching effect allows FSG films to have improved gap-filling capabilities such that the films are able to adequately cover adjacent metal layers having an aspect ratio of 1.8 or more. Thus,

manufacturers desire to include fluorine in various dielectric layers and particularly in intermetal dielectric layers in multilevel structures.

Current integrated circuits generally include various formations of multilevel metal structures that form a high-conductivity, thin-film network fabricated above the silicon surface to connect various active devices through specific electrical paths. During the formation of metal-to-metal and metal-to-silicon contact structures in this thin-film network, openings are etched in the intermetal dielectric layer, such as the doped silicon dioxide film, that separates the substrate or underlying conductive thin film from the overlying conductive thin film. A conductive material, such as copper, aluminum or another metal, is then used to fill the opening and make a connection to the silicon substrate or underlying conductive thin film. Ideally, the impedance to current flow between the silicon and overlying connecting metal layer or between the underlying and overlying connecting metal layers should be as low as possible.

Diffusion barriers play a prominent role in the formation of multilevel metal structures which are present in many integrated circuits. Diffusion of materials between adjacent layers in semiconductor devices is a particular concern to those in the semiconductor industry. Such diffusion or intermixing may be prevented by sandwiching another material or stack of materials between the layers. The role of this third material or stack of materials is to prevent or retard the diffusion of the two materials into each other and hence the layer is often referred to as a diffusion barrier.

With the recent progress in sub-quarter-micron copper interconnect technology, tantalum and tantalum nitride have become popular barrier materials in addition to titanium and titanium nitride. Depending on the application, a diffusion barrier layer may comprise a tantalum layer, a tantalum nitride layer, a tantalum/tantalum nitride stack or other combinations of diffusion barrier materials. The diffusion barrier layer is commonly deposited over the doped silicon oxide film after openings for interconnect structures (contacts or vias) have been etched in the doped silicon oxide film. A metal, such as copper, is then deposited over the diffusion barrier to fill the interconnect feature.

During substrate processing, heat treatment steps in which a substrate is heated to a specified temperature for a specified time are employed for various reasons. For example, an anneal step may be used to repair damage to a substrate after a plasma processing step. However, when a FSG film is subjected to a temperature greater than about 350°C,

loosely-bonded (dangling bonds) fluorine atoms and residual fluorine atoms tend to be released from the FSG film. The released fluorine atoms from the FSG film react with the tantalum component of the tantalum nitride barrier layer and form volatile  $TaF_2$ .  $TaF_2$  formation increases the resistance of the interconnect structure and causes significant losses in the adhesion properties between the tantalum nitride layer and the FSG film. The loss in adhesion properties causes the tantalum nitride barrier layer to peel off during subsequent processing of the substrate, resulting in the formation of defects. Similarly, for a titanium based barrier layer, the released fluorine atoms react with the titanium to form  $TiF$ , which leads to defect formations on the substrate as  $TiF_2$ .

From the discussion above, it can be seen that low dielectric constant films, such as FSG and other halogen-doped silicon oxides, are desirable to use as intermetal dielectric layers in multilevel metal structures. However, there is a need to prevent reactions between the halogen-doped silicon oxides and the adjacent diffusion barrier material.

U.S. Patent No. 5,763,010, by Guo et al, hereby incorporated by reference, illustrates an attempt to stabilize a halogen-doped silicon oxide film and to reduce halogen atoms migration and reaction with adjacent films during subsequent processing. The deposited halogen-doped silicon oxide film is subjected to a degassing step in which the film is briefly heated to a temperature of between about 300 °C and about 500 °C for between about 35 seconds and about 50 seconds before deposition of the barrier layer. The heat degassing treatment removes loosely bonded halogen atoms. However, the heat degassing treatment may produce more loosely bonded halogen atoms in the halogen-doped silicon oxide film when the substrate has been heated for a longer period of time than the optimal heat degassing treatment time. Furthermore, when the substrate has been heated for a shorter period of time than the optimal heat degassing treatment time, the heat degassing treatment may remove an insufficient amount of loosely bonded halogen atoms in the halogen-doped silicon oxide film. Also, it is generally preferred to minimize the substrate's exposure to a heated environment.

Therefore, there remains a need for a method to stabilize a halogen-doped silicon oxide film and to prevent loosely bonded halogen atoms from reacting with components of the barrier layer during subsequent processing of the substrate without subjecting the substrate to a heated environment. It would be desirable for the method to improve the adhesion strength between the halogen-doped silicon oxide film and the barrier layer. It

#### SUBSTITUTE SHEET (RULE 26)

would be further desirable for the method to be practiced in an integrated process sequence with other substrate processing such that the method can be practiced in a variety of processing chambers, including both physical vapor deposition chambers as well as chemical vapor deposition chambers.

## SUMMARY OF THE INVENTION

The present invention generally provides a method for stabilizing a halogen-doped silicon oxide film and preventing loosely bonded halogen atoms from reacting with components of the barrier layer during subsequent processing of the substrate. The invention provides a hydrogen plasma treatment of the halogen-doped silicon oxide film without subjecting the substrate to a heated environment that may damage the substrate and the structures formed on the substrate. The invention also improves the adhesion strength between the halogen-doped silicon oxide film and the barrier layer. Furthermore, the hydrogen plasma treatment can be practiced in a variety of processing chambers of an integrated process sequence, including pre-clean chambers, physical vapor deposition chambers, chemical vapor deposition chambers, etch chambers and other plasma processing chambers.

In one aspect, the invention provides a method for treating a halogen-doped silicon oxide film, particularly a fluorinated silicon oxide film, deposited on a substrate, comprising exposing the halogen-doped silicon oxide film to a hydrogen plasma. Preferably, the hydrogen plasma treatment is carried out in a pre-clean chamber, and the substrate is transferred without breaking vacuum to another chamber used for depositing the diffusion barrier film. A diffusion barrier film, such as tantalum nitride, is then deposited over the treated halogen-doped silicon oxide film. The hydrogen plasma reactive cleaning process removes the loosely bonded halogen atoms from the silicon oxide film and provides a stable structure for the remaining halogen-doped silicon oxide film. The resulting film does not react with the barrier material and retains its adhesive properties with the barrier film.

Another aspect of the present invention provides a method for treating a fluorinated silicon oxide film deposited on a substrate, comprising reactive cleaning the fluorinated silicon oxide film using a hydrogen plasma. Preferably, the hydrogen plasma comprises a plasma of a processing gas comprising hydrogen and a carrier gas, wherein the processing

gas contains between about 5% and about 50% hydrogen. The fluorinated silicon oxide film is subjected to the hydrogen plasma treatment for between about 10 seconds and about 300 seconds to remove the loosely bonded fluorine atoms in the fluorinated silicon oxide film and to stabilize the fluorinated silicon oxide film. The hydrogen plasma treatment improves adhesion of a subsequently deposited barrier film, such as a tantalum nitride film, because there are no loosely bonded fluorine atoms to be released during subsequent high temperature processes to form a refractory fluoride compound between the films.

#### BRIEF DESCRIPTION OF THE DRAWINGS

So that the manner in which the above recited features, advantages and objects of the present invention are attained can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.

It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

Figure 1 is a schematic view of a cluster tool system having multiple substrate processing chambers.

Figure 2 is a flowchart showing the hydrogen plasma pre-cleaning step of the present invention along with other process sequence steps that occur before and after the hydrogen plasma pre-cleaning step.

Figure 3 is a cross sectional view of a typical PVD chamber useful for depositing a barrier layer.

Figure 4 provides an exemplary structure that benefits from the present invention.

Figure 5 is a cross sectional view of a typical pre-clean chamber useful for the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Figure 1 is a schematic view of a cluster tool system having multiple substrate processing chambers. The cluster tool system 100 includes vacuum load-lock chambers 105 and 110 attached to a first stage transfer chamber 115. The load-lock chambers 105

and 110 maintain vacuum conditions within the first stage transfer chamber 115 while substrates enter and exit system 100. A first robot 120 transfers substrates between the load-lock chambers 105 and 110 and one or more substrate processing chambers 125 and 130 attached to the first stage transfer chamber 115. Processing chambers 125 and 130 can be outfitted to perform a number of substrate processing operations such as chemical vapor deposition (CVD), physical vapor deposition (PVD), etch, pre-clean, degas, orientation and other substrate processes. The first robot 120 also transfers substrates to/from one or more transfer chambers 135 disposed between the first stage transfer chamber 115 and a second stage transfer chamber 140.

The transfer chambers 135 are used to maintain ultrahigh vacuum conditions in the second stage transfer chamber 140 while allowing substrates to be transferred between the first stage transfer chamber 115 and the second stage transfer chamber 140. A second robot 145 transfers substrates between the transfer chambers 135 and a plurality of substrate processing chambers 150, 155, 160 and 165. Similar to processing chambers 125 and 130, the processing chambers 150 to 165 can be outfitted to perform a variety of substrate processing operations. For example, the processing chamber 150 is a CVD chamber outfitted to deposit a halogen-doped silicon oxide film; the processing chamber 155 is an etching chamber outfitted to etch apertures or opening for interconnect features; the processing chamber 160 is a PVD chamber outfitted to reactively sputter deposit a tantalum nitride film; and the processing chamber 165 is a PVD chamber outfitted to sputter deposit a copper film. The above listed sequence arrangement of the processing chambers is useful for practicing the present invention. A plurality of cluster tool systems may be required to perform all of the processes required to complete manufacturing of an integrated circuit or chip.

During operation, substrates are brought to vacuum load-lock chambers 105 and 110 by a conveyor belt or robot system (not shown) that operates under the control of a computer program executed by a microprocessor or computer (not shown). Also, the robots 120 and 145 operate under control of the computer program to transfer substrates between the various processing chambers of the cluster tool system 100.

The above-described cluster tool system is mainly for illustrative purposes. Other plasma processing equipment, such as electron cyclotron resonance (ECR) plasma processing devices, induction-coupled RF high-density plasma processing devices or the

like may be employed as part of the cluster tool system. Additionally, the method for forming a halogen-doped silicon oxide layer and barrier layer of the present invention is not limited to any specific apparatus or to any specific plasma excitation method.

Figure 2 is a flowchart showing the hydrogen plasma pre-cleaning step of the present invention along with other process sequence steps that occur before and after the hydrogen plasma pre-cleaning step. The steps shown in Figure 2 can be executed in response to instructions of a computer program executed by a microprocessor or computer controller for the cluster tool system 100.

First, a FSG layer or similar halogen-doped silicon oxide layer is deposited over a substrate (step 200). The deposition of halogen-doped silicon oxide films can be accomplished through a variety of methods well known in the art. Preferably, the FSG layer is deposited using a chemical vapor deposition process performed, for example, in the CVD chamber 150 as shown in Figure 1. Before deposition of the halogen-doped layer, however, the substrate is typically subjected to multiple processing steps to form active devices and other structures as understood by a person of ordinary skill in the art.

Second, the halogen-doped silicon oxide layer is planarized (step 205) in preparation for deposition of overlying layers. The planarization process can include chemical mechanical polishing (CMP), etching or other similar processes. Once the halogen-doped silicon oxide layer is planarized, openings or apertures for interconnect features, such as contacts and vias, are etched in the halogen-doped silicon oxide layer (step 210). The etching process can be carried out in a typical etch chamber, such as the etch chamber 155 as shown in the cluster tool system 100 of Figure 1. Typically, the planarized halogen-doped silicon oxide layer is between about 0.5 microns and about 3.0 microns thick, and the interconnect features have sub-quarter micron openings and aspect ratios (ratio of width to height) greater than 1:1. Steps 205 and 210 produces a patterned substrate having interconnect features to be metallized or filled with layers of materials.

Third, the hydrogen plasma pre-cleaning step according to the present invention is performed on the patterned substrate. The substrate is pre-cleaned using a hydrogen plasma (step 215) to remove loosely bonded halogen atoms and to stabilize the structure of the halogen-doped silicon oxide layer. In the pre-cleaning step, the hydrogen atoms in the hydrogen plasma react with the loosely bonded fluorine atoms to form hydrogen fluoride (HF), which is exhausted from the processing chamber. Because the loosely bonded

#### SUBSTITUTE SHEET (RULE 26)

halogen atoms are removed by the pre-cleaning process, the remaining structure of the halogen-doped silicon oxide layer becomes a stable film. Although the pre-cleaning step can be carried out in any typical plasma processing chamber, the pre-cleaning step is preferably carried out in a pre-clean chamber. The hydrogen plasma pre-cleaning step according to the invention is discussed in more detail infra with reference to a pre-clean chamber shown in Figure 3.

Next, a diffusion barrier layer, preferably tantalum nitride, is deposited (step 220) to prevent diffusion of silicon into an overlaying metal layer. The diffusion barrier layer also improves film adhesion between different films, such as a metal film and a silicon oxide film. The tantalum nitride layer is preferably deposited using a PVD chamber outfitted for reactive sputtering which is well known in the art. Preferably, the diffusion barrier layer has a film thickness between about 50 Å and about 200 Å.

Figure 3 is a cross sectional view of a typical PVD chamber useful for depositing a barrier layer. The PVD chamber 310 generally includes a chamber enclosure 312, a substrate support member 314, a target 316, a shield 318, a clamp ring 320, a gas inlet 322, a gas exhaust 324, a magnet assembly 326, an RF power source 328 and a DC power source. During processing, a substrate 330 is placed on the substrate support member 314 and a processing gas is introduced through the gas inlet 322 disposed between the edge of the target and the top portion of the shield into a processing region 332 defined by the target 316, the substrate 330 and the shield 318. The RF power source 328 supplies an RF power to the target to strike and maintain a plasma of the processing gas in the processing region 332 during processing while the DC power source 334 supplies a DC bias to the substrate support member 314. The shield 318 is typically grounded during processing. During deposition, the ions in the plasma bombard the target to sputter material from the target surface. The sputtered material react with ions in the plasma and form the desired film on the surface of the substrate. For deposition of a barrier film, such as tantalum nitride, the processing gas typically comprises argon and nitrogen, wherein argon serves as the primary gas source for the plasma ions that bombard the target 316 and nitrogen primarily reacts with the sputtered atoms (tantalum) from the target 316 to form a tantalum nitride film which is deposited onto the substrate 330. After deposition of the barrier film, the substrate is typically annealed at a temperature between about 300°C and about 500°C to improve the material properties of the deposited film.

#### SUBSTITUTE SHEET (RULE 26)

Lastly, a metal layer, such as copper, is deposited over the diffusion barrier layer to complete the formation of the interconnect feature (step 225). Preferably, the metal layer is between about 6,000 Å and about 10,000 Å thick. The copper deposition can be carried out in a typical PVD chamber or a typical CVD chamber which are well known in the art. The above-described process may be repeated for multi-level integrated circuit structures.

According to the present invention, the FSG film is pre-cleaned using a hydrogen plasma prior to the deposition of the tantalum nitride barrier layer. The pre-cleaning process can be carried out in a variety of processing chamber, including a PVD chamber, a CVD chamber, an etch chamber and a pre-clean chamber. Preferably, the pre-cleaning process is carried out using a pre-clean chamber prior to the deposition of the tantalum nitride barrier layer. Although the invention is described using a pre-clean chamber, it is understood that the invention is applicable to a variety of processing chambers. For example, the pre-cleaning process can be carried out in the same PVD chamber outfitted for deposition of the barrier layer to decreased the time spent transferring substrates between the pre-clean chamber and the PVD chamber.

Figure 5 is a cross sectional view of a typical pre-clean chamber useful for the present invention. An example of a pre-clean chamber useful for the present invention is the Pre-Clean II Chamber available from Applied Materials, Inc., Santa Clara, California. Generally, the pre-clean chamber 510 has a substrate support member 512 disposed in a chamber enclosure 514 under a quartz dome 516. The substrate support member 512 typically includes a central pedestal plate 518 disposed within a recess 520 on a quartz insulator plate 522. During processing, the substrate 524 is placed on the central pedestal plate 518 and contained thereon by locating pin 532. Preferably, an RF coil 526 is disposed outside of the quartz dome 516 and connected to an RF power source 524 to strike and maintain a plasma of the process gases within the chamber. Generally, a RF match network 530 is provided to match the RF power source 524 and the RF coil 526. Typically, the substrate support member 512 is connected to a DC power source 528 that provides a bias to the substrate support member 512.

According to the invention, the patterned or etched substrate is preferably pre-cleaned using a hydrogen plasma in the pre-clean chamber prior to the deposition of a barrier layer. Preferably, the substrate is transferred into the pre-clean chamber after the FSG film has been planarized and the openings of the interconnect features have been

#### SUBSTITUTE SHEET (RULE 26)

formed. The etching of the substrate may be processed in another processing platform or system before the substrate is transferred to a processing platform or system having a pre-clean chamber. Once the substrate is positioned for processing in the pre-clean chamber, a processing gas comprising between about 0% and about 100% hydrogen is introduced into the processing region. Preferably, the processing gas comprises between about 5% and about 50% hydrogen, with a carrier gas, such as argon or helium, for the remainder of the percentage. A plasma of the processing gas is struck in the processing region to subject the substrate in a hydrogen plasma environment. Preferably, the hydrogen plasma is generated by applying between about 50 W and about 500 W of plasma coil power from the RF power source 524 to the RF coil 526 and between about 10 W and about 300 W of DC bias power from the DC power source 528 to the substrate support member 512. The hydrogen plasma is preferably maintained for between about 10 seconds and about 300 seconds to provide sufficient cleaning time for the loosely bonded fluorine to react with the hydrogen to form hydrogen fluoride (HF). Once the pre-cleaning process is completed, the pre-clean chamber is evacuated to exhaust the processing gas and the reacted byproducts from the pre-cleaning process. The barrier layer is then deposited over the cleaned substrate, and the remaining processes outlined in Figure 2 is then carried out. Because the loosely bonded halogen atoms are removed from halogen-doped silicon oxide layer by the pre-cleaning process, no loosely bonded halogen atoms are released by the annealing process, and the reaction between the tantalum nitride barrier layer and the halogen-doped silicon oxide layer is prevented during the annealing process.

Figure 4 provides an exemplary structure that benefits from the present invention. Figure 4 illustrates a simplified cross-sectional view of a CMOS integrated circuit 400. As shown, the CMOS integrated circuit 400 includes NMOS and PMOS transistors 403 and 406, which are separated and electrically isolated from each other by a field oxide region 420. Each transistor 403 and 406 comprises a source region 412, a drain region 415 and a gate region 418. A premetal dielectric layer 421 separates transistors 403 and 406 from metal layer M1 with connections between metal layer M1 and the transistors made by contacts 424. Metal layer M1 is one of four metal layers, M1-M4, included in integrated circuit 400. Each metal layer M1-M4 is separated from adjacent metal layers by respective intermetal dielectric layers IMD1, IMD2 or IMD3. Adjacent metal layers are connected at selected openings by vias 426. Deposited over metal layer M4 are planarized passivation

layers 430.

While the present invention may find uses to treat and stabilize each of the dielectric layers shown in integrated circuit 400, it is particularly useful in treating halogen-doped IMD layers. Physical properties of such halogen-doped layers, such as their low dielectric constant and good gap-fill properties, make such halogen-doped films most useful as an insulation layer between adjacent metal layers as shown by IMD layers IMD1-IMD3. Typically, such IMD layers are between about 0.5 and 3.0 microns thick.

The present invention may also be used in treating halogen-doped damascene layers which are included in some integrated circuits. In damascene layers, a blanket FSG layer is deposited over a substrate, selectively etched through and then filled with metal and etched back or polished to form metal layers such as layer M1. After the metal layer is deposited, a second blanket FSG deposition is performed and selectively etched. The etched areas are then filled with metal and etched back or polished to form vias 426.

It should be understood that the simplified integrated circuit 400 is for illustrative purposes only. One of ordinary skill in the art could implement the present method for fabrication of other integrated circuits such as microprocessors, application-specific integrated circuits (ASICS), memory devices, and the like. Additionally, the method of the present invention may be used in the fabrication of integrated circuits using technologies such as BICMOS, NMOS, bipolar and others.

While the foregoing is directed to the preferred embodiment of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof. The scope of the invention is determined by the claims which follow.

**CLAIMS:**

1. A method for improving adhesion of a film deposited over a halogen-doped silicon oxide film, comprising:
  - a) exposing the halogen-doped silicon oxide film to a hydrogen plasma;
  - b) depositing the film thereover.
2. The method of claim 1 wherein the step of exposing the halogen-doped silicon oxide film to a hydrogen plasma is carried out in a pre-clean chamber.
3. The method of claim 1 wherein the hydrogen plasma comprises a plasma of a processing gas comprising hydrogen and a carrier gas.
4. The method of claim 1 wherein the processing gas comprises between about 5% and about 50% hydrogen.
5. The method of claim 1 wherein the halogen-doped silicon oxide film is exposed to the hydrogen plasma for between about 10 seconds and about 300 seconds.
6. A method for forming a barrier film over a halogen-doped silicon oxide film on a substrate, comprising:
  - a) exposing the halogen-doped silicon oxide film to a hydrogen plasma; and
  - b) depositing the barrier film over the halogen-doped silicon oxide film.
7. The method of claim 6 wherein the step of exposing the halogen-doped silicon oxide film to a hydrogen plasma is carried out in a pre-clean chamber.
8. The method of claim 7 wherein the step of depositing the barrier film is carried out in a physical vapor deposition chamber.
9. The method of claim 8 wherein the hydrogen plasma comprises a plasma of a processing gas comprising hydrogen and a carrier gas.

**SUBSTITUTE SHEET (RULE 26)**

10. The method of claim 9 wherein the processing gas comprises between about 0% and about 100% hydrogen.
11. The method of claim 9 wherein the processing gas comprises between about 5% and about 50% hydrogen.
12. The method of claim 8 wherein the barrier film is deposited using reactive sputtering.
13. The method of claim 6 wherein the halogen-doped silicon oxide film is exposed to the hydrogen plasma for between about 10 seconds and about 300 seconds.
14. A method for treating a fluorinated silicon oxide film deposited on a substrate, comprising:
  - a) positioning the substrate in a plasma processing chamber; and
  - b) exposing the fluorinated silicon oxide film using a hydrogen plasma.
15. The method of claim 14 wherein the hydrogen plasma comprises a plasma of a processing gas comprising hydrogen and a carrier gas.
16. The method of claim 15 wherein the processing gas comprises between about 0% to about 100% hydrogen.
17. The method of claim 15 wherein the processing gas comprises between about 5% to about 50% hydrogen.
18. The method of claim 14, further comprising:
  - c) depositing a barrier film over the fluorinated silicon oxide film.
19. The method of claim 18 wherein the barrier film comprises tantalum nitride.

20. The method of claim 14 wherein the fluorinated silicon oxide film is exposed to the hydrogen plasma for between about 10 seconds and about 300 seconds.

SUBSTITUTE SHEET (RULE 26)

1/5





Fig. 1


2/5



*Fig. 2*

3/5

Fig. 3






Fig. 4

5/5




Fig. 5

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 99/29143

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H01L21/3105 H01L21/316

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 02, 30 January 1998 (1998-01-30) -& JP 09 275102 A (SONY CORP), 21 October 1997 (1997-10-21) abstract	1,5,14
Y	paragraph '0023! - paragraph '0024!; figures 2,3 ---	2,6-8, 12,18,19
Y	US 5 763 010 A (GUO TED ET AL) 9 June 1998 (1998-06-09) cited by applicant column 10, line 61 -column 12, line 6 ---	2,6-8, 12,18,19
		-/-

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

25 February 2000

03/03/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 -R/ Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Szarowski, A

## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 99/29143

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 10, 31 August 1998 (1998-08-31) -& JP 10 144793 A (INTERNATL BUSINESS MACH CORP &LT; IBM&GT;), 29 May 1998 (1998-05-29) abstract -& US 5 930 655 A (INTERNATIONAL BUSINESS MACHINES CORPORATION) 27 July 1999 (1999-07-27) column 2, line 38 - line 67 ----	14
P,X	US 5 994 778 A (MORALES GUARIONEX ET AL) 30 November 1999 (1999-11-30) column 2 -column 3 ----	1,3-6, 14-20
A	US 5 629 246 A (IYER RAVI) 13 May 1997 (1997-05-13) column 3, line 30 - line 55 -----	

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International Application No

PCT/US 99/29143

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
JP 09275102 A	21-10-1997	NONE			
US 5763010 A	09-06-1998	NONE			
JP 10144793 A	29-05-1998	CN	1182956 A	27-05-1998	
		SG	65024 A	25-05-1999	
		US	5930655 A	27-07-1999	
US 5994778 A	30-11-1999	NONE			
US 5629246 A	13-05-1997	NONE			